INTRODUCTION
============

Measurement of the quantization of thermal conductance at its quantum limit ($\kappa_{0}T,\kappa_{0} = \pi^{2}k_{B}^{2}/3h$), and the demonstration of its universality irrespective of the statistics of the heat carriers, have been important quests in condensed matter physics. This is due to the fact that quantization can reveal the exotic topological nature of the carriers, which is not accessible via electrical conductance measurement ([@R1], [@R2]). Thermal conductance has been measured for phonons ([@R3]), photons ([@R4]), and fermions ([@R5], [@R6], [@R7]). However, the definitive proof of universality of the quantum limit of thermal conductance remained elusive for more than two decades ([@R1], [@R8], [@R9], [@R10]) until the recent measurements of thermal conductance in fractional quantum Hall effect (FQHE) of GaAs-based two-dimensional electron gas ([@R11]). The half of the quantum limit of thermal conductance (2.5κ~0~*T*) has also been reported ([@R12]) for the $\frac{5}{2}$ state, which has motivated many recent theoretical articles ([@R13]--[@R16]) based on earlier theoretical predictions ([@R17]--[@R20]). However, because of soft confining potential, the edge-state reconstruction leads to extra pairs of counterpropagating edges in the FQHE of GaAs ([@R21]--[@R25]) and makes it complicated to interpret the exact value of the thermal conductance. In this case, the measured value of the thermal conductance can vary from the theoretically ([@R1]) predicted (*N*~d~ − *N*~u~)κ~0~*T* to (*N*~d~ + *N*~u~)κ~0~*T* depending on full thermal equilibration to no thermal equilibration of the counterpropagating edges ([@R11], [@R12]), where *N*~d~ and *N*~u~ are the number of downstream and upstream edges, respectively. Attaining the full thermal equilibration at very low temperature is quite challenging as the thermal relaxation length could be much bigger than the typical device dimensions ([@R11], [@R12]). Therefore, the precise measurement of universal thermal conductance requires a system having no such edge reconstruction. Here, we demonstrate that graphene, a single carbon atomic layer, which offers unprecedented universal edge profile ([@R26], [@R27]) due to atomically sharp confining potential, is an ideal platform to probe universal quantized thermal conductance and to unambiguously reveal the topological order of FQHE. The sharp edge potential profile in graphene is easily realized using few-nanometers-thick insulating spacer such as hexagonal boron nitride (hBN) between the graphene and the screening layer ([@R26]). Furthermore, the quantum Hall (QH) state of graphene has higher symmetry in spin-valley space \[SU(4)\], which is tunable by electric and magnetic field, and thus exhibits a plethora of exciting phases, ranging from spontaneously symmetry-broken states ([@R28]--[@R35]) to protected topological states such as quantum spin Hall state near the Dirac point ([@R36]). Compared with GaAs, bilayer graphene has several additional even-denominator QH fractions ([@R37]), such as $\frac{- 1}{2},\frac{3}{2},\frac{- 5}{2}$, and $\frac{7}{2}$, which has topologically exotic ground states with possible non-Abelian excitations, and some of these exotic phases can be uniquely identified by thermal conductance measurement ([@R1], [@R2], [@R28]).

In this report, we carried out the thermal conductance measurement in the integer and FQHE of graphene devices using sensitive noise thermometry setup. We first establish the quantum limit of thermal conductance for integer plateaus of ν = 1, 2, and 6 in hBN-encapsulated monolayer graphene devices gated by an SiO~2~/Si back gate. We then further study the thermal conductance for fractional plateau of $\nu = \frac{4}{3}$ in a hBN-encapsulated graphene device gated by a graphite back gate. We show that the values of thermal conductance for $\nu = \frac{4}{3}$ and 2 are the same, although they have different electrical conductance. These results show the universality of thermal conductance with its quantum limit as predicted by theory ([@R1]). Our work is an important step to measure half of a thermal conductance and to demonstrate the topological non-Abelian excitaton in graphene hybrids in the future.

We used two SiO~2~/Si back-gated devices and one graphite back-gated device for our measurements, where the hBN-encapsulated devices are fabricated using the standard dry transfer pickup technique ([@R38]) followed by the edge contacting method (see Materials and Methods). The schematic is shown in [Fig. 1A](#F1){ref-type="fig"}, where the floating metallic reservoir in the middle connects both sides by edge contacts. The measurements are performed in a cryofree dilution refrigerator having a base temperature of \~12 mK. The thermal conductance was measured using noise thermometry based on LCR resonant circuit at resonance frequency of \~758 kHz, amplified by preamplifiers, and, lastly, measured by a spectrum analyzer (fig. S2). The conductance measured at the source contact in [Fig. 1A](#F1){ref-type="fig"} for device 1 has been plotted as a function of back-gate voltage (*V*~BG~) at *B* = 9.8 T shown in [Fig. 1B](#F1){ref-type="fig"}, where the clear plateaus at ν = 1, 2, 4, 5, 6, and 10 are visible. The thermal noise (including amplifier noise) measured across the LCR circuit is plotted as a function of *V*~BG~ in [Fig. 1B](#F1){ref-type="fig"}, where the plateaus are also evident.

![Device configuration and QH response.\
(**A**) Schematic of the device with measurement setup. The device is set in integer QH regime at filling factor ν = 1, where one chiral edge channel (line with arrow) propagates along the edge of the sample. The current *I*~SD~ is injected (green line) through the contact *S*, which is absorbed in the floating reservoir (red contact). Chiral edge channel (red line) at potential *V*~M~ and temperature *T*~M~ leave the floating reservoir and terminate into two cold grounds (CGs). The cold edges (without any current) at temperature *T*~0~ are shown by the blue lines. The resulting increase in the electron temperature *T*~M~ of the floating reservoir is determined from the measured excess thermal noise at contact *D*. A resonant (*LC*) circuit, situated at contact *D*, with resonance frequency *f*~0~ = 758 kHz, filters the signal, which is amplified by the cascade of amplification chain (preamplifier placed at 4K plate and a room temperature amplifier). Last, the amplified signal is measured by a spectrum analyzer. (**B**) Hall conductance measured at the contact *S* using lock-in amplifier at *B* = 9.8 T (black line). Thermal noise (including the cold amplifier noise) measured as a function of *V*~BG~ at *f*~0~ = 758 kHz (red line). The plateaus for ν = 1, 2, and 6 are visible in both measurements.](aaw5798-F1){#F1}

A DC current *I*, injected at the source contact ([Fig. 1A](#F1){ref-type="fig"}), flows along the chiral edge toward the floating reservoir. The outgoing current from the floating reservoir splits into two equal parts, each propagating along the outgoing chiral edge from the floating reservoir to the cold grounds. The floating reservoir reaches a new equilibrium potential $V_{M} = \frac{I}{2\nu G_{0}}$ with the filling factor ν of graphene determined by the *V*~BG~, whereas the potential of the source contact is $V_{S} = \frac{I}{\nu G_{0}}$. Thus, the power input to the floating reservoir is $P_{\text{in}} = \frac{1}{2}(IV_{S}) = \frac{I^{2}}{2\nu G_{0}}$, where the prefactor of $\frac{1}{2}$ results due to the fact that equal power dissipates at the source and the floating reservoirs ([Fig. 1A](#F1){ref-type="fig"}). Similarly, the outgoing power from the floating reservoir is $P_{\text{out}} = \frac{1}{2}\left( 2 \times \frac{I}{2}V_{M} \right) = \frac{I^{2}}{4\nu G_{0}}$. Thus, the resultant power dissipation in the floating reservoir due to joule heating is $J_{Q} = P_{\text{in}} - P_{\text{out}} = \frac{I^{2}}{4\nu G_{0}}$, and as a result, the electrons in the floating reservoir will get heated to a new equilibrium temperature (*T*~M~) such that the following heat balance equation is satisfied$$\begin{array}{cl}
J_{Q} & {= J_{Q}^{e}(T_{M},T_{0}) + J_{Q}^{e - \text{ph}}(T_{M},T_{0})} \\
 & {= 0.5N\kappa_{0}(T_{M}^{2} - T_{0}^{2}) + J_{Q}^{e - \text{ph}}(T_{M},T_{0})} \\
\end{array}$$

Here, $J_{Q}^{e}(T_{M},T_{0})$ is the heat current carried by the *N* chiral ballistic edge channels from the floating reservoir (*T*~M~) to the cold ground (*T*~0~), and the $J_{Q}^{e - \text{ph}}(T_{M},T_{0})$ is the heat loss rate from the hot electrons of the floating reservoir to the cold phonon bath. Note that the electronic contribution to the heat current in [Eq. 1](#E1){ref-type="disp-formula"} is valid in the absence of heat Coulomb blockade, which is discussed in more detail in section S10. In [Eq. 1](#E1){ref-type="disp-formula"}, *T*~M~ and $J_{Q}^{e - \text{ph}}$ are the only unknowns to determine the quantum limit of thermal conductance (κ~0~). The *T*~M~ of the floating reservoir in our experiment is obtained by measuring the excess thermal noise, *S*~I~ = ν*k*~B~(*T*~M~ − *T*~0~)*G*~0~ ([@R7], [@R11], [@R12]), along the outgoing edge channels as shown in [Fig. 1A](#F1){ref-type="fig"}. After measuring the *T*~M~ accurately, one can determine κ~0~ using [Eq. 1](#E1){ref-type="disp-formula"} by tuning the number of outgoing channels (Δ*N*).

RESULTS AND DISCUSSION
======================

In our experiment, for an integer filling factor ν, the ν chiral edge modes impinge the current in the floating reservoir, and *N* = 2ν chiral edge modes leave the floating reservoir as shown in [Fig. 1A](#F1){ref-type="fig"}. [Figure 2 (A to C)](#F2){ref-type="fig"} shows the measured excess thermal noise *S~I~* for device 1 as a function of source current *I*~SD~ for ν = 1, 2, and 6 at *B* = 9.8 T. The increment in the temperature of the floating reservoir as a function of *I*~SD~ is exhibited in the increase of *S~I~*. The *x* and *y* axes of [Fig. 2 (A to C)](#F2){ref-type="fig"} are converted to *J*~Q~ and *T*~M~, respectively, and plotted in [Fig. 2D](#F2){ref-type="fig"} for different ν, where each solid circle is generated after averaging nine consecutive data points (raw data in section S7). The *T*~0~ \~ 40 mK without DC current was determined from the thermal noise measurement and shown in section S3. As expected, the *T*~M~ is higher for lower filling factor as less number of chiral edges are carrying the heat away from the floating reservoir. Thus, to maintain a constant *T*~M~, higher *J*~Q~ is required for higher filling factor. In [Fig. 2E](#F2){ref-type="fig"}, we plotted λ (= Δ*J*~Q~/(0.5κ~0~), where Δ*J*~Q~ = *J*~Q~(ν*~i~*, *T*~M~) − *J*~Q~(ν*~j~*, *T*~M~), as a function of $T_{M}^{2}$ for two different configurations (Δ*N* = 2 and 8) shown by solid circles. It can be seen that the λ is proportional to $T_{M}^{2}$ as expected from [Eq. 1](#E1){ref-type="disp-formula"}. The solid lines in [Fig. 2E](#F2){ref-type="fig"} represent the linear least square fits and give the values of 1.92 and 7.92 for Δ*N* = 2 and Δ*N* = 8, respectively. Similarly, we repeated the experiment at *B* = 6 T for device 1 and device 2, and the linear fits give the values of 7.76 and 8.64 (figs. S13 and S14) for Δ*N* = 8, respectively. From these four linear fitting values, the average thermal conductance for a single edge mode is found to be *g*~Q~ = (1 ± 0.05)κ~0~*T*, where *T* = (*T*~M~ + *T*~0~)/2 and the error is the SD.

![Thermal conductance in integer QH.\
Excess thermal noise *S~I~* is measured as a function of source current *I*~SD~ at ν = 1 (**A**), 2 (**B**), and 6 (**C**). (**D**) The increased temperatures *T*~M~ of the floating reservoir are plotted (solid circles) as a function of dissipated power *J*~Q~ for ν = 1 (*N* = 2), 2 (*N* = 4), and 6 (*N* = 12), respectively, where *N* = 2ν is the total outgoing channels from the floating reservoir. (**E**) The λ = Δ*J*~Q~/(0.5κ~0~) is plotted as a function of $T_{M}^{2}$ for Δ*N* = 2 (between ν = 1 and 2) and Δ*N* = 8 (between ν = 2 and 6), respectively, in red and black solid circles, where Δ*J*~Q~ = *J*~Q~(ν*~i~*, *T*~M~) − *J*~Q~(ν*~j~*, *T*~M~). The solid lines are the linear fittings to extract the thermal conductance values. Slope of these linear fits are 1.92 and 7.92 for Δ*N* = 2 and 8, respectively, which gives the *g*~Q~ = 0.96κ~0~*T* and 0.99κ~0~*T* for the single edge mode, respectively.](aaw5798-F2){#F2}

To measure the thermal conductance for the FQHE state, we used a graphite back-gated device (device 3), where the graphene channel is isolated from the graphite gate by bottom hBN of thickness \~20 nm. For this device, the lower electron temperature *T*~0~\~27 mK (section S3) was achieved by introducing extra low-pass filters at the mixing chamber. The conductance plateaus and the thermal noise as a function of *V*~BG~ at *B* = 7 T are shown in [Fig. 3A](#F3){ref-type="fig"}, where the ν = 1, $\frac{4}{3}$, and 2 are visible in both measurements. The *T*~M~ versus *J*~Q~ plots for different filling factors are shown in fig. S16. In [Fig. 3B](#F3){ref-type="fig"}, we plotted the *J*~Q~ (solid circles) as a function of $T_{M}^{2} - T_{0}^{2}$ for ν = 1, $\frac{4}{3}$, and 2 over the temperature window where the curve is linear, implying the dominance of the electronic contribution to the heat flow. The solid lines in [Fig. 3B](#F3){ref-type="fig"} represent the linear fits (in 0.5κ~0~) and give the values of 2.04, 4.16, and 4.04, which correspond to *g*~Q~ = 1.02, 2.08, and 2.02κ~0~*T* for ν = 1, $\frac{4}{3}$, and 2, respectively. For ν = $\frac{4}{3}$, two downstream charge modes, one integer and one fractional (inner ν = $\frac{1}{3}$ with effective charge, $e* = \frac{e}{3}$), are expected. The thermal conductance of $\nu = \frac{4}{3}$ should be the same as ν = 2 having two integer downstream charge modes, which is observed in our experiment. Thus, our result is consistent with the theory that the quantum limit of thermal conductance is the same for both fractional and integer QH edges.

![Thermal conductance in fractional QH.\
(**A**) Hall conductance (black line) and thermal noise (red line) measured in the graphite back-gated device plotted as a function of *V*~BG~ at *B* = 7 T. The plateaus for ν = 1, $\frac{4}{3}$, and 2 are visible in both the measurements. (**B**) Similar to the previous plots ([Fig. 2](#F2){ref-type="fig"}), the excess thermal noise *S~I~* is measured as a function source current *I*~SD~, and the *T*~M~ is shown as a function of the dissipated power *J*~Q~ in figs. S15 and S16, from which we have extracted the *J*~Q~ (solid circles) as a function of $T_{M}^{2} - T_{0}^{2}$ for ν = 1, $\frac{4}{3}$, and 2 and shown up to *T*~M~ \~ 60 to 70 mK. The solid lines are the linear fits to extract the slopes, which give the thermal conductance values of 1.02, 2.08, and 2.02κ~0~*T* for ν = 1, $\frac{4}{3}$, and 2, respectively. One can see that the thermal conductance values are quantized for ν = 1 and 2, and the values are the same for both the ν = $\frac{4}{3}$ and 2 plateaus. The inset shows the corresponding downstream charge modes for integer and fractional edges. The dashed curve represents the theoretically predicted (section S10) contribution of the heat Coulomb blockade ([@R39], [@R40]) for ν = 1, showing its negligible contribution to the net thermal current.](aaw5798-F3){#F3}

We would like to note that for device 3, the thermal conductance was obtained without varying the number of outgoing channels (Δ*N*). This may lead to the inaccuracy in the extracted thermal conductance values due to electron-phonon coupling and heat Coulomb blockade ([@R39], [@R40]). However, measuring the right value of the thermal conductance within 5% accuracy for device 3 corroborates the negligible contributions from the electron-phonon coupling and heat Coulomb blockade. The latter is discussed in more detail in section S10. The theoretical estimation ([@R39], [@R40]) of the heat Coulomb blockade for ν = 1 is shown by a dash curve in [Fig. 3B](#F3){ref-type="fig"}. We discuss about the electron-phonon coupling, the accuracy of the measurements, and the effect of the heat Coulomb blockade in sections S8, S9, and S10, respectively.

In conclusion, we measured the thermal conductance for three integer plateaus (1, 2, and 6) and one particle-like fractional plateau $\left( \frac{4}{3} \right)$ of graphene, and the values are consistent with the quantum limit $\left( \frac{\pi^{2}k_{B}^{2}}{3h}T \right)$ within 5% accuracy. These studies can be extended soon to measure the thermal conductance for the even-denominator QH plateaus in graphene ([@R37]) with atomically sharp confining potential to probe their non-Abelian nature.

MATERIALS AND METHODS
=====================

Device fabrication
------------------

Our encapsulated graphene devices were made using the following procedures similar to those used in previous reports ([@R41], [@R42]). First, an hBN/graphene/hBN stack was made using the "hot pickup" technique ([@R38]). This involved the mechanical exfoliation of graphite and bulk hBN crystal on the SiO~2~/Si wafer to obtain the single-layer graphene and thin hBN (\~20 to 30 nm). Single-layer graphene and thin hBN (\~20 to 30 nm) were identified using an optical microscope. Fabrication of this hetrostructure assembly involved four steps. Step 1: We used a poly-bisphenol-A-carbonate--coated polydimethylsiloxane block mounted on a glass slide attached to tip of a micromanipulator to pick up the exfoliated hBN flake. The exfoliated hBN flake was picked up at temperature of 90°C. Step 2: A previously picked-up hBN flake was aligned over a graphene. Now, this graphene was picked up at temperature of 90°C. Step 3: The bottom hBN flake was picked up using the previously picked-up hBN/graphene following step 2. Step 4: Last, this resulting hetrostructure (hBN/graphene/hBN) was dropped down on top of an oxidized silicon wafer (p++ doped silicon with SiO~2~ thickness of 285 nm) at temperature of 140°C, which served as a back gate (for the graphite back-gated device after step 3, the graphite flake was picked up using the previously picked-up hBN/graphene/hBN following step 2; after this step, again, step 4 was followed). These final stacks were cleaned in chloroform (CHCl~3~) followed by acetone and isopropyl alcohol (IPA). The next step involved electron-beam lithography (EBL) to define the contact region. Poly-methyl-methacrylate was coated on the resulting hetrostructure. Contact region was defined using EBL. Apart from conventional Hall probe geometry, we defined a region for floating reservoir of \~4- to 7-μm^2^ area. We used two SiO~2~/Si back-gated devices (device 1 and device 2) and one graphite back-gated device (device 3) for the thermal conductance measurement. The edge contacts were achieved by reactive ion etching (a mixture of CHF~3~ and O~2~ gas was used with a flow rate of 40 and 4 sccm, respectively, at 25°C with radio frequency power of 60 W), where the etching time has been varied from 100 to 50 s for the SiO~2~/Si and graphite back-gated devices, respectively, such that for the SiO~2~/Si device, the bottom hBN is being etched completely, whereas for the graphite back-gated device, the bottom hBN is partially etched to isolate the contacts from the bottom graphite back gate. Last, the thermal deposition of Cr/Pd/Au (5/15/60 nm) was performed to make the contacts in an evaporator chamber having base pressure of \~1 × 10^−7^ to 2 × 10^−7^ mbar and followed by lift-off procedure in acetone and IPA. The floating metallic reservoir in the middle was connected to both sides of the graphene part by the edge contacts. This procedure of making devices prevented contamination of exposed graphene edges with polymer residues, resulting in high-quality contacts.
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